

### **ISSCC 2018**

# SESSION 26 RF Techniques for Communication and Sensing

### A 0.55-to-0.9GHz 2.7dB NF Full-Duplex Hybrid-Coupler Circulator with 56MHz 40dB TX SI Suppression

<u>S. Jain</u><sup>1</sup>, A. Agrawal<sup>1,2</sup>, M. Johnson<sup>1</sup>, Arun Natarajan<sup>1</sup> <sup>1</sup>Oregon State University, <sup>2</sup>Intel Corporation Hillsboro



# Outline

#### Motivation

- Hybrid-Coupler based Circulator-RX
- Circulator-RX Implementation in 65-nm CMOS
  - Design
  - Measurements
- Conclusion and Future Work

# Full Duplex Links: Increased Spectrum **Efficiency/Throughput**

(((((••)))))

User

((((\*•\*))))

ase-Station

[1] J. Choi et al., MobiCom' 10, [2] Y. Choi et al., WirelessComm' 13



- Demand for wireless data transfer increasing rapidly; however limited spectrum available.
- Full-duplex links can increase throughput (up to 2x for a single link).
- Further increase in throughput possible with listen-and-talk network protocols that reduce latency. [1, 2]

# **TX to RX Isolation in FD Links**



- Up to 110dB [\*] of overall SI cancellation required to maintain RX sensitivity.
- Assuming digital cancellation of 50dB  $\rightarrow$  60dB [\*] of analog/RF SIC required.
- Shared antenna interface desirable for small area and channel symmetry.

\*] D. Bharadia et al., SIGCOMM' 13

# **Antenna Interface Metrics**



- Key metrics for the shared antenna interface:
  - TX to ANT Insertion Loss: Impacts link range and system efficiency.
  - ANT to RX Insertion Loss: Degrades RX NF.
  - TX to RX Isolation: Critical to reduce non-linearities due to TX SI in the RX.
  - Isolation BW: Limits modulation bandwidth of TX and desired signal.
  - Power handling: Limits TX output power.
  - Robustness against ANT VSWR

# **Non-Reciprocal Two-port N-path Mixers**



For large number of phases

$$s = egin{bmatrix} \mathbf{0} & e^{-j\pi/2} \ e^{j\pi/2} & \mathbf{0} \end{bmatrix}$$

[Zhou et al., ISSCC' 16]

#### Phase Non-Reciprocal 2-Port N-path Mixer

- Quadrature steady-state phase-shift from RF to BB for quadrature LO.
- N-path structure provides high-Q frequency selectivity.
- Non-reciprocal phase progression provides phase selectivity.

# **Two-port N-path Mixer-based Circulator: TX**



- T-line structure creates quadrature TX phases at 2-port N-path mixer.
- TX signal combines destructively at the baseband(BB) capacitor providing TX SI cancellation(SIC).

# **Two-port N-path Mixer-based Circulator: RX**



- RX signal adds constructively at BB capacitors → desired signal reception with nulling of TX signal.
- No matching requirements → Potentially low-NF.
- Z<sub>BAL</sub> can improve TX nulling but degrades measured NF.

© 2018 IEEE International Solid-State Circuits Conference

26.1: A 0.55-to-0.9GHz 2.7dB NF Full-Duplex Hybrid-Coupler Circulator with 56MHz 40dB TX SI Suppression

# Outline

- Motivation
- Hybrid-Coupler based Circulator-RX
- Circulator-RX Implementation in 65-nm CMOS
  Design
  - Design
  - Measurements
- Conclusion and Future Work

# **Two-Port N-path Filter Impedance**



- Two-port N-path filter impedance dependent on relative phase difference between input signals and mixer LO signals.
- For balanced amplitude  $(|V_1| = |V_2|)$ , LO phase progression shown, steady state "short" can be achieved for phase difference of 90°.

# **Two-Port N-path Filter Impedance**



- Two-port N-path filter impedance dependent on relative phase difference between input signals and mixer LO signals.
- For balanced amplitude (|V<sub>1</sub>| = |V<sub>2</sub>|), LO phase progression shown, steady state "open" can be achieved for phase difference of -90°.

# **Two-Port N-path Filter Impedance**



Phase Non-Reciprocal 2-Port N-path Mixer

- Two-port N-path mixer impedance depends on frequency and relative phase.
- Low impedance at frequencies offset from LO; null for  $\theta = 90^{\circ}$ .

# **Hybrid Coupler: Quadrature Outputs**



- ANT Input: Thru leads Couple port by 90°.
- TX Input: Couple leads Thru port by 90<sup>0</sup>.

# **Hybrid Coupler: Quadrature Balance**





#### Simulated Coupler phase and amplitude imbalance

- Couplers can provide wideband quadrature phase and amplitude balance.
- Symmetry leads to wideband TX SI cancellation.

# **Hybrid Coupler: Thru and Cpl Terminations**



- Thru and coupled ports terminated in a short/open:
  - Wideband matching at IN and ISO ports.
  - Insertion loss(IL) from IN→ISO and ISO→IN are function of hybrid coupler loss and termination resistance.
  - Lossless coupler terminated in ideal short/open  $\rightarrow$  Zero IL.

# Hybrid Coupler based 4-Port Circulator



- Hybrid coupler with two-port N-path mixer  $\rightarrow$  Circulator functionality.
- Two-port N-path mixer creates short for TX; open for signals incident at ANT.
- Quadrature RX signals available at the Thru and Cpl ports.

# **Hybrid Coupler based 4-Port Circulator**



- Wideband coupler  $\rightarrow$  Wideband TX SIC and wide tuning range.
- NF is limited by RX matching requirements.

# **Circulator-RX with Mismatched RX Port**



- Three-port circulator with high impedance termination on one port.
- ANT port matching due to TX impedance.
- High-impedance LNA designed for low noise.

[Reiskarimian et al., ISSCC' 17]

# **Hybrid Coupler based 3-Port Circulator**



- Four-port circulator can also be adapted to a high-impedance termination on one of the ports.
- High-impedance termination provides the same benefits as 3 port case.

# **Hybrid Coupler based 3-Port Circulator**



• RX BB designed with no matching considerations.

920

960

1000

Frequency (MHz)

1080

1040

# Outline

- Motivation
- Hybrid-Coupler based Circulator-RX
- Circulator-RX Implementation in 65-nm CMOS
  Design
  - Measurements
- Conclusion and Future Work



- Commercial wideband coupler achieves:
- 0.2dB insertion loss across 300 MHz BW (600MHz-900MHz).
- $<\pm 4^{\circ}$  phase imbalance and  $<\pm 0.25$ dB amplitude imbalance.



© 2018 IEEE International Solid-State Circuits Conference



© 2018 IEEE International Solid-State Circuits Conference



© 2018 IEEE International Solid-State Circuits Conference

26.1: A 0.55-to-0.9GHz 2.7dB NF Full-Duplex Hybrid-Coupler Circulator with 56MHz 40dB TX SI Suppression

# Outline

- Motivation
- Hybrid-Coupler based Circulator-RX
- Circulator-RX Implementation in 65-nm CMOS
  Design
  - Measurements
- Conclusion and Future Work

# **Measurements: Die Photo**



- IC implemented in 65-nm CMOS and occupies ~1 mm<sup>2</sup>.
- SMD Coupler packaged with IC using chip-on-board approach.

# **Measurement Setup**



# **Measurements: Circulator RX S-parameters**



- Wideband input match at TX and ANT ports.
- TX to ANT port insertion loss  $\rightarrow$  -2.6dB at 0.5GHz to -4.7dB at 0.9GHz.
- Non-reciprocal behavior  $\rightarrow$  different phases of S12 and S21.

# Measurements: RX Gain, IIP3 and NF



- Measured 15dB peak RX gain.
- In-band and out of-band IIP3 demonstrates linearity of passive-mixer first approach.
- Measured state-of-the-art NF of 2.7 dB.

# **Measurements: SI Cancellation and B1dB**



- >50dB peak large-signal TX to BB isolation.
- >400MHz BW for >20dB TX to BB isolation.
- Blocker-1dB tests show +5.5dBm TX power handling.

# Measurements: Two-tone Linearity w.r.t. TX



- +4dBm IIP3 for two-tone TX input measured at RX BB.
- Two-tone TX  $\rightarrow$  ANT test shows +25dBm IIP3.

# Measurements: TX SIC Vs ANT VSWR



- Impact of ANT port VSWR on TX SIC measured using impedance tuner.
- TX to RX BB peak isolation degraded by >25dB across antenna VSWR.

# **Measurements: Modulated TX SIC**



• 20MHz Modulated TX with power of -11.5 to +3.5dBm was fed to DUT.

# **Measurements: Modulated TX SIC**



- Wideband TX SIC testing using a modulated multi-tone input.
- ~ Linear increase in SI power for modulated input measured at BB output.
- >40dB TX to BB isolation (ref. to ANT) across modulated TX input powers.
# **Measurements: Comparison Table**

Specification	This Work	IMS 2017	ISSCC 2017	ISSCC 2017	ISSCC 2016	JSSC 2015
Architecture	Hybrid-Coupler based N-path Circulator RX	Single ended EBD with integrated LNA	T-line based N-path Mixer Circulator RX	Dual Path Adaptive Filter	T-line based N-path Mixer Circulator RX	Mixer-First TRX with Baseband Duplexing
Frequency	0.55-0.9GHz	0.7-1GHz	0.61-0.975GHz	1.7-2.2GHz	0.6-0.8GHz	0.1-1.5GHz
Antenna Interface	Yes	Yes	Yes	No	Yes	Yes
RX Gain (dB)	15dB	7.5-8.8dB	28-43dB	20-35dB	42dB	53dB
RX NF	2.7dB	7.6-8.9dB	6.3dB <sup>(h)</sup>	4dB	5dB	5-8dB <sup>(h)</sup>
OOB IIP3	+14dBm	+42dBm	+15.4dBm	NR	+19dBm	+22.5dBm
Analog SIC Domain	RF	RF	RF	RF + BB	RF + BB	BB
RF/Analog SI suppression	40dB ave. SIC across 56MHz BW; >40dB 32MHz BW >30dB 190MHz BW	>50dB across >2MHz <sup>(f)</sup>	40dB SIC across 20MHz BW <sup>(a)</sup>	>30dB RF; 40MHz BW >50dB RF, BB; 42MHz BW	42dB SIC across 12MHz BW <sup>(a)</sup>	33dB across 300KHz TX BW
TX Port Power Handling	+5.5dBm	+24dBm	+7	NR	-7dBm	-17.3
TX → ANT IL	2.6dB @ 550MHz 3.1dB @ 700MHz 4.7dB @ 900MHz	2.6dB to 3.4dB	1.8dB to 3.2dB	NA	1.7dB-3.2dB	NA
Effective IIP3 with respect to TX power	+4dBm small-signal	>+58dBm	-10dBm small- signal	NR; canceller IIP3 26.5dBm <sup>(b)</sup>	+1dBm at 42dB gain	0dBm at 43/53dB gain
RX + SIC Power	25mW <sup>(g)</sup>	12mW	72mW <sup>(d)</sup>	33.5mW	100mW <sup>(e)</sup>	43-56mW incl. TX
Antenna Interface Power	24mW	N/A	36mW <sup>(c)</sup> at 0.7GHz	N/A	59mW <sup>(c)</sup> at 0.7GHz	RX power incl. interface
Technology	65-nm CMOS	0.18-µm SOI	65-nm CMOS	40-nm CMOS	65-nm CMOS	65-nm CMOS

<sup>(a)</sup>additional digital SI cancellation also demonstrated; <sup>(b)</sup>linearity of canceller reported; IIP3 with respect to TX at BB not reported; <sup>(c)</sup>includes on-chip phase control, <sup>(d)</sup> includes two-stage baseband amplification; <sup>(e)</sup> includes BB canceller ; <sup>(f)</sup> with respect to the EBD; <sup>(g)</sup> uses external I/Q splitters; <sup>(h)</sup>full-duplex NF

© 2018 IEEE

# **Conclusions and Future Work**

- A wideband hybrid-coupler circulator-RX approach is presented that can achieve TX → ANT insertion loss and wideband cancellation.
- The approach preserves passive-mixer first in-band and out-ofband linearity while achieving low noise.
- A 65-nm CMOS prototype is presented that achieves <3dB NF with 40 dB average TX to RX BB isolation over 56MHz bandwidth.
- Future work includes incorporation of balance network in hybrid coupler to mitigate impact of TX and antenna port mismatch

# Acknowledgements

- This work is supported by the DARPA Arrays at Commercial Timescales (ACT) Program and the NSF CAREER Award (NSF Award No. 1554720).
- Dr. Roy (Troy) Ollson and Dr. Ben Epstein, DARPA for valuable technical discussions.

#### A 62-to-68GHz Linear 6Gb/s 64QAM CMOS Doherty Radiator with 27.5%/20.1% PAE at Peak/6dB-Back-off Output Power Leveraging High-Efficiency Multi-Feed Antenna-Based Active Load Modulation

Huy Thong Nguyen, Taiyun Chi, Sensen Li, Hua Wang

Georgia Institute of Technology



# Outline

- Introduction
- Multi-Feed Antenna-Based Doherty Output Network
- Design of a 62-to-68GHz Linear CMOS Doherty Radiator
- Measurement Results
- Conclusion

#### Introduction

- Radiators in 5G massive MIMO systems transmit spectrum-efficient modulated signals with large PAPR
- $\rightarrow$  Overall system's efficiency largely depends on the efficiency of Power Amplifier at Power Back-Off (PBO)



### State-of-the-Art of Doherty PA at 60-80GHz

• Doherty is one of the commonly-used techniques for PBO efficiency enhancement



 Reported Doherty PAs at 60-80GHz exhibit marginal PAE enhancements at 6dB PBO compared to an idealistic class-B PA (due to inefficient Doherty output network and imperfect Main/Aux. cooperation)

### **Doherty Architectures**



Two Doherty structures for parallel and series power combiner

26.2.: A 62-to-68GHz Linear 6Gb/s 64QAM CMOS Doherty Radiator with 27.5%/20.1% PAE at Peak/6dB-Back-off Output Power Leveraging High-Efficiency Multi-Feed Antenna-Based Active Load Modulation

## **Parallel vs Series Combiner**

- Parallel power combiner intrinsically scales up the impedance
- Series power combiner naturally scales down the load
- $\rightarrow$  appealing for high-power PAs in voltage-limited Si processes

	Circuit	Matrix form	Polationshin	Load Modulation	
	Realization		Relationship	6dB PBO	0dB PBO
Parallel Combiner	1°°2	$[Z] = \begin{bmatrix} Z_0 & Z_0 \\ Z_0 & Z_0 \end{bmatrix}$	$V_1 = V_2$	$Z_1 = Z_0$ $Z_2 = open$	$Z_1 = 2Z_0$ $Z_2 = 2Z_0$
Series Combiner		$[Y] = \begin{bmatrix} Y_0 & Y_0 \\ Y_0 & Y_0 \end{bmatrix}$	$\mathbf{I}_1 = \mathbf{I}_2$	$Z_1 = Z_0$ $Z_2 = \text{short}$	$Z_1 = Z_0/2$ $Z_2 = Z_0/2$

# **Series Combiner Doherty**



- Transformer series combiner:
  - compromised performance
  - degraded balancing
    (due to strong coil-coil capacitive coupling)



- area-consuming
- cannot easily support differential PAs



Transformer-based implementation

T-line based implementation

*Z*<sub>o</sub>, 90<sup>°</sup>

 $Z_o$ 

*Z*<sub>o</sub>,90<sup>°</sup>

# Outline

- Introduction
- Multi-Feed Antenna-Based Doherty Output Network
- Design of a 62-to-68GHz Linear CMOS Doherty Radiator
- Measurement Results
- Conclusion

## **On-chip Antenna**

- The size of antenna is comparable to the size of active circuits at mm-wave frequency (60-80GHz), and implementation of antenna on chip is practical
- We exploit on-chip antenna as a part of Doherty output network (or antenna as a signal processing unit in the front-end circuits)

#### **Proposed Series Combiner**

• To construct the series combiner, we explore a multi-feed structure on a one- $\lambda$  wire loop antenna Node A



26.2.: A 62-to-68GHz Linear 6Gb/s 64QAM CMOS Doherty

#### **Proposed Series Combiner**

Theoretical [Y] matrix of this structure is identical to that of a series combiner



In a single antenna footprint, we construct both *an antenna* and *a differential series power combiner* 

### **Proposed Series Combiner**

• We shape the antenna ground to increase its instantaneous bandwidth, which helps exhibit double resonance [Chi ISSCC'18]



• Simulated [Y] matrix of proposed structure is *identical to that of an ideal* series combiner over entire antenna's bandwidth

# **Doherty Radiator Network**



- λ/4 impedance inverting network is added at Aux. path to construct the Doherty output network
  - > Impedance inverting network is designed as a capacitively-loaded T-line
  - T-line length is only 35° for size reduction

# **Doherty Radiator Network**

#### Low-loss power combiner

(On-antenna power combiner is typically less lossy than conventional power combiner techniques)

#### Reduce on-chip passive networks

(Implementation of differential series combiner is now merged inside the antenna design)

#### Excellent signal-processing accuracy

- Theoretically perfect combiner of differential signals (due to theoretically perfect symmetry)
- ✓ [Y] matrix implies a close-to-ideal differential series combiner
- ✓ Overall, we achieve a close-to-ideal Doherty active load modulation behavior





# **Far-Field Transmission**

The loads are now receivers at far-field

Driving condition of the antenna changes:

> The Main/Aux. power ratio varies in the Doherty operation



26.2.: A 62-to-68GHz Linear 6Gb/s 64QAM CMOS Doherty Radiator with 27.5%/20.1% PAE at Peak/6dB-Back-off Output Power Leveraging High-Efficiency Multi-Feed Antenna-Based Active Load Modulation

#### **Far-Field Transmission**

We set up a simulation to mimic a full communication system:

- Doherty Radiator TX
- ➢ Dipoles in far field RX



Assume Main and Aux. PAs follow an idealistic class-B operation (perfectly linear PAs):

 ✓ <0.2dB AM-AM & <1.5° AM-PM variation is observed at far-field

26.2.: A 62-to-68GHz Linear 6Gb/s 64QAM CMOS Doherty Radiator with 27.5%/20.1% PAE at Peak/6dB-Back-off Output Power Leveraging High-Efficiency Multi-Feed Antenna-Based Active Load Modulation

# Outline

- Introduction
- Multi-Feed Antenna-Based Doherty Output Network
- Design of a 62-to-68GHz Linear CMOS Doherty Radiator
- Measurement Results
- Conclusion

#### **Top Level Schematic**



The Doherty Radiator consists of:

- Quadrature Input Splitting
- Identical Main/Aux. PAs

- Adaptive Biasing for the Aux. PAs
- Doherty Radiator Output Network

#### **PA Schematic**

- PA includes a common-source Driver and a cascode PA
- Transformer matching is employed at input and interstage
- High-Q T-lines is used at output to resonate out the device capacitance



# **Adaptive Biasing Circuit**

 High-speed adaptive biasing in the Aux. path is utilized to improve Main/Aux. PA cooperation



Employing adaptive biasing only at the Aux. PA is often inadequate:
 Even at deep PBO, DRV swing can be sufficiently large to undesirably turn on the Aux. PA

# **Adaptive Biasing Circuit**

- We apply adaptive biasing to both DRV & PA of the Aux.
  → Completely turn off the Aux. DRV before 6dB PBO (save DRV Aux. power consumption)
  - $\rightarrow$  Prevent the Aux. PA from undesirably turning on due to high Aux. DRV swing



26.2.: A 62-to-68GHz Linear 6Gb/s 64QAM CMOS Doherty Radiator with 27.5%/20.1% PAE at Peak/6dB-Back-off Output Power Leveraging High-Efficiency Multi-Feed Antenna-Based Active Load Modulation

# **Quadrature Input Splitting**

- Coupled Line for 90° signal generation
- Isolation port is terminated with 50 Ohm impedance

→ Provides isolation between I & Q signals (or Main & Aux. inputs)



# **Doherty Radiator**

- Chip dimension: 1.7mm x 1.9mm (including on-chip antenna)
- Flip-chip packaged to Rogers PCB
- Radiates from backside of the chip
- Separate test structure is fabricated to characterize the antenna performance



# Outline

- Introduction
- Multi-Feed Antenna-Based Doherty Output Network
- Design of a 62-to-68GHz Linear CMOS Doherty Radiator
- Measurement Results
- Conclusion

#### **CW Measurement Setup**

- Output power (P<sub>out</sub>) of the Doherty Radiator is the power delivered to the antenna
- $P_{out} = EIRP G_{antenna}$
- Antenna gain (G<sub>antenna</sub>) is measured on a separate test structure



#### **Antenna Characterization**

- Power is divided equally into 4 feeds through Marchand baluns
- Back-to-back test structure de-embeds the loss of the antenna feeding network
- At 63/65/67GHz, antenna gains are 4.36/4.5/4.4dBi



# **CW Performance**

- CW measurements at 63GHz:
- ✓ +18.8 dBm P1dB
- $\checkmark~24\%$  PAE  $_{\rm 0dB\,PBO}$  and 18.3% PAE  $_{\rm 6dB\,PBO}$
- ✓ 1.52 × PAE enhancement over class-B at 6dB PBO



## **CW Performance**

- CW measurements at 65GHz:
- ✓ +19.2 dBm P1dB
- $\checkmark$  27.5% PAE  $_{\rm 0dB\,PBO}$  and 20.1% PAE  $_{\rm 6dB\,PBO}$
- ✓ 1.46 × PAE enhancement over class-B at 6dB PBO



### **CW Performance**

- CW measurements at 67GHz:
- ✓ +19dBm P1dB
- $\checkmark$  25.1% PAE  $_{\rm 0dB\,PBO}$  and 18.7% PAE  $_{\rm 6dB\,PBO}$
- ✓ 1.49 × PAE enhancement over class-B at 6dB PBO



# **CW Summary**

- CW performance:
- ✓ 1.45-1.53 × PAE enhancement over class-B at 6dB PBO



# **Dynamic Measurement Setup**

 In loop-back test, two Horn antennas are utilized to characterize the EVM floor and perform channel equalization



26.2.: A 62-to-68GHz Linear 6Gb/s 64QAM CMOS Doherty Radiator with 27.5%/20.1% PAE at Peak/6dB-Back-off Output Power Leveraging High-Efficiency Multi-Feed Antenna-Based Active Load Modulation

#### **Dynamic Measurement**

- Modulation test with 64-QAM, symbol rate = 0.5Gsym/s and 1Gsym/s
- Measurement is performed in boresight direction



26.2.: A 62-to-68GHz Linear 6Gb/s 64QAM CMOS Doherty Radiator with 27.5%/20.1% PAE at Peak/6dB-Back-off Output Power Leveraging High-Efficiency Multi-Feed Antenna-Based Active Load Modulation

#### **Dynamic Measurement**

 Undistorted modulation only happens at certain directions in the design of Spatial Outphasing and Spatial IQ Combiner


# **Dynamic Measurement**

- In the Doherty Radiator, power is combined on the antenna before radiated out:
   → Constellation is maintained over the *entire antenna FoV*
- Undistorted modulation is observed in both E-plane and H-plane



Radiator with 27.5%/20.1% PAE at Peak/6dB-Back-off Output Power Leveraging High-Efficiency Multi-Feed Antenna-Based Active Load Modulation

# **Doherty Radiator**

- The proposed multi-feed antenna structure is angle-independent: constellation is maintained over entire antenna FoV
- > This helps establish reliable communication link and ease TX/RX alignment
- ➤ The unit radiator, when integrated in a phased array, does not compromise antenna FoV → Suitable for massive MIMO applications

## **Performance Comparison**

	This work		Greene, JSSC' 17	Kaymaksut , TMTT'15	Chen, ISSCC' 13	Chi, ISSCC' 17	Khalaf, JSSC'16	Komijani, JSSC'07	Chappidi, JSSC'17	Bhat, TMTT'15
Architecture	Antenna-based Doherty		Doherty	Doherty	Spatial IQ Combining	Antenna Combiner	Digital Polar Tx	Class AB	Asymmetric Combiner	Stacked PA
Frequency (GHz)	65		62	72	60	60	60	77	55	42.5
P <sub>sat</sub> (dBm)	19.4		17.5*	21	9.6	27.9	10.8	17.5	23.6	27.2
P <sub>1dB</sub> (dBm)	19.2		17.1	19.2	9.6	25	7.4	14.5	19.9	21*
Peak PAE	28.3%		23.7%*	13.6%	28.5%	23.4%	29.8%	12.8%	27.7	10.7
PAE @ P <sub>1dB</sub>	27.5%		23.7%	12.4%	28.5%	16.2%	15% *	11.8%*	15.7	5*
PAE @ 6dB PBO	20.1%		13%	7%	14.25%*	6%*	4.5% *	3%*	7%*	
PAE Enhancement Ratio at 6dB PBO <sup>**</sup>	1.46		1.10	1.13	1	0.74	0.6	0.51	0.89	
Mod. Scheme Data Rate EVM P <sub>avg</sub> PAE <sub>avg</sub>	64-QAM 3Gb/s -28dB 14.5dBm 21.2%	64-QAM 6Gb/s -26.7dB 14.2dBm 20.2%	N/A	64-QAM 0.6Gb/s -25.6dB +15.9dBm 7.2%	16-QAM 6Gb/s -16.2dB +6dBm* 16.5%	64-QAM 4.8Gb/s -25.4dB +19.3dBm 5.3%	16-QAM 6.7Gb/s -18.1dB +3.6dBm 		64-QAM 3Gb/s -21dB 14.8 dBm 	
Technology	45nm CMOS SOI		130nm SiGe BiCMOS	40nm CMOS	65nm CMOS	45nm CMOS SOI	40nm CMOS	120nm SiGe BiCMOS	130nm SiGe BiCMOS	45nm CMOS SOI

\* Estimated from reported figures

\*\* Compared to an idealistic class-B PA with the same PAE at P1dB

# Conclusion

- To the best of the authors' knowledge, this is the first time a Doherty output network is constructed on the antenna
- Together with high-speed adaptive biasing, the Doherty Radiator demonstrates substantial PBO efficiency enhancement and undistorted modulation transmission
- Compared with the reported 60-80GHz silicon PAs/transmitters, this work achieves
  - ✓ the best PAE PBO enhancement ratio at 6dB PBO
  - ✓ the highest PAE at 6dB PBO
  - ✓ the highest average PAE for 3Gb/s and 6Gb/s 64-QAM modulation transmission
- This demonstrates the PBO efficiency advantage of Doherty architecture

## Acknowledgement

- We would like to thank GlobalFoundaries for chip fabrication
- We would like to thank members of Georgia Tech GEMS lab for the technical discussions and supports

## A 69 to 79GHz CMOS Multiport PA/Radiator with +35.7dBm CW EIRP and Integrated PLL B. Abiri, A. Hajimiri, California Institute of Technology, Pasadena, CA





### Why On-Chip Radiators at mm-Wave?







Wire-bonds are highly inductive & lossy at mm-Wave

Flip-Chip bump has smaller inductance, but requires expensive PCB/Interposer

On-chip Antenna is cheap and more predictable

- IC scaling has resulted in extremely fast transistors in CMOS process enabling mm-wave generation and manipulation.
- Expensive interfacing/antenna costs at mm-wave frequencies refutes use of CMOS technology.
- Solution is to integrate antennas on chip to reduce the cost and improve performance.

#### **Output Power Matters**





- Higher power transmitters allow for:
  - Longer range for automotive radars.
  - Ability to detect objects with smaller radar cross section.
  - Longer range for point-to-point communication links.
  - Higher data rates for point-to-point communication links.
  - Reduce the required antenna gain and size for point-to-point links.

### **High Power Generation Approaches in CMOS**



- CMOS transistor scaling has forced lower supply voltages.
- Power combining and stacking are two main paths to enhance transmitted power.
- Spatial power combining through phased arrays is the most efficient way but is area hungry.

### Why Space the Antennas Apart in Phased Arrays?



- Antennas produce strong electromagnetic fields nearby.
- Packing them closely will affect their properties due to coupling.
- Designers avoid dealing with coupling by placing them far apart.
- Precious silicon area is wasted to mitigate the coupling.

### The Effect of Coupling on Dipole Antennas



- Coupling affects effective antenna impedance & radiation pattern.
- Antenna impedance sets how much power is accepted for a given voltage.
- Impedance seen by each driver doubles when two dipoles placed closely.
- For fixed driver voltage swing, doubling the impedance halves the accepted power by each antenna.

### The Effect of Coupling on Slot Antennas



- Unlike dipole antenna, two closely placed slot antennas will load the driver with half of impedance.
- For fixed driver voltage swing, twice the power is delivered to each antenna.

## Impedance Scaling in Tightly Coupled Slot Arrays



- Addition of tightly coupled slots reduces impedance further.
- Impedance scaling continues 1/N trend until edge slots don't couple tightly.
- Total radiated power grows quadratically initially then linearly with N.

$$TRP = N \times \frac{V^2}{2R_0/N} = N^2 \times \frac{V^2}{2R_0}$$



### **Implemented On-Chip Radiator**

- A 16-element tightly coupled slot array designed at 77GHz.
- Slot array designed to absorb the output parasitic capacitance of transistors.
- 8 pseudo-differential pairs drive the 16 slots.
  - Cascode topology.
  - Resonant shunt inductor to resonate cascade node parasitic impedance and improve efficiency.
     Biased by the antenna
  - Biased by the antenna, no loss in RF choke.



### **Simulated Impedance & Radiation Pattern**



- Antenna Impedance is 6.4+j11Ω which transforms to 25Ω after absorption of PA parasitic capacitance.
- Antenna maintains low Q (i.e. good radiation) over wide frequency range.
- Radiation from bottom of the chip.
  - 46% radiation efficiency, 5dBi Directivity (no lens/heat spreader).

#### **Effect of Heat Spreader on Radiation Pattern**



- Substrate heat removal only possible with dielectric materials.
- A rectangular shaped planar heat spreader distorts the radiation pattern.
- Aluminum oxide half-ball heat spreader shows no radiation pattern distortion.
- Alumina half-ball forms a dielectric lens improving directivity to 13dBi at 73GHz.
- Radiation efficiency improves from 46% to 51%.

#### Implementation



- IC implemented in 65nm Bulk CMOS process.
- Radiator integrated with wide tuning range PLL.
- PLL allows synthesized chirp generation for radar applications.
- PLL also allows phase locking of multiple TX chips.

#### **PLL Implementation**



International Solid-State Circuits Conference

26.3: A 69 to 79GHz CMOS Multiport PA/Radiator with +35.7dBm CW EIRP and Integrated PLL

#### **Measurement Setup**



- PCB fabricated with cut for the chip.
- EIRP measurements utilized Agilent V8486A and W8486A Power sensors.
- Spectrum measurement performed by down-converting the signal using a fifth harmonic diode mixer.

#### **Spectrum Measurement**



- Measured VCO tuning range from 68GHz to 80.5GHz closely follows simulation.
- PLL locking range is from 69GHz to 79GHz.
- PLL phase noise is -96.4dBc/Hz at 1MHz offset.

#### **Pattern measurements**

- Full 3D pattern measurement.
- Directivity and total radiated power directly obtained.



Measured directivity pattern of the on-chip

26.3: A 69 to 79GHz CMOS Multiport PA/Radiator with +35.7dBm CW EIRP and Integrated PLL

#### **EIRP, TRP, and PA Power Measurement**



- EIRP measured by subtracting horn antenna gain and removing free space loss from measured power at 3 different distances.
- Total radiated power was obtained by subtracting measured directivity from EIRP.
- Using simulated antenna efficiency, combined PA output power and efficiency is calculated.
- Not all PAs contribute equally. The difference is small.

#### **Table of Comparison**

	[1]	[2]	[3]	[4]	[5]	This Work
Process	45nm SOI	32nm SOI	180nm SiGe	32nm SOI	65nm CMOS	65nm CMOS
Frequency(GHz)	53-63	58.3-60.5	108-114	134.5	88-99	69-79
EIRP(dBm)	33.1	17.1	24.5	6.0	35	35.7
On Chip Antenna	YES	NO	NO	YES	NO	YES
Radiator Directivity (dBi)	6.9	32.5	17	7.1	36 (Dish Antenna)	12.2 @ 77GHz (Alumina Lens)
Tot. Rad. Power (dBm)	26.2	N/A	7.5	-1.3	0	24.4
Radiation Efficiency	<b>74.5%</b> (Uses H. R. Substrate)	N/A	45%	39%	N/A	52%
PA Psat(dBm)	27.9	N/A	11	N/A	N/A	27.4
PA Efficiency	<b>23.4%</b> (PAE)	N/A	N/A	N/A	N/A	30.75% (Drain Eff.)
Phase Noise (dBc/Hz)	N/A	-113 @10MHz	N/A	N/A	-85.6 @1MHz	-96.4@1MHz
Total DC Power(W)	N/A	0.23	3.4	0.17	0.6	PA+PLL/Distrib 1.81+0.55=2.36
Chip Area(mm <sup>2</sup> )	10.5	9 (RX+TX)	39	1.2	4.32 (RX+TX)	2.9

• [1] T. Chi et al., "17.3 A 60GHz on-chip linear radiator with single-element 27.9dBm Psat and 33.1dBm peak EIRP using multifeed antenna for direct on-antenna power combining," 2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2017, pp. 296-297.

• [2] B. Sadhu et al., "A 60GHz packaged switched beam 32nm CMOS TRX with broad spatial coverage, 17.1dBm peak EIRP, 6.1dB NF at < 250mW," 2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), San Francisco, CA, 2016, pp. 342-343.

• [3] W. Shin et al., "A 108–114 GHz 4x4 Wafer-Scale Phased Array Transmitter With High-Efficiency On-Chip Antennas," in IEEE Journal of Solid-State Circuits, vol. 48, no. 9, pp. 2041-2055, Sept. 2013

• [4] S. M. Bowers, A. Safaripour and A. Hajimiri, "An integrated traveling-wave slot radiator," 2014 IEEE Radio Frequency Integrated Circuits Symposium, Tampa, FL, 2014, pp. 369-372.

• [5] P. N. Chen et al., "A 94GHz 3D-image radar engine with 4TX/4RX beamforming scan technique in 65nm CMOS," 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA, 2013, pp. 146-26.3: A 69 to 79GHz CMOS Multiport PA/Radiator with +35.7dBm CW EIRP

© 2018 IEEE 147.

#### Acknowledgment

- Special thanks to Dr. Florian Bohn for helpful discussions.
- Dr. Amirreza Safaripour for assistance in measurement.
- Members of CHIC group for support and feedback.
- This work was supported by Caltech Innovation Initiative (CI<sup>2</sup>) research grant.

A 28GHz 41%-PAE Linear CMOS Power Amplifier Using a Transformer-Based AM-PM Distortion-Correction Technique for 5G Phased Arrays <u>Sheikh Nijam Ali</u><sup>1</sup>, Pawan Agarwal<sup>2</sup>, Joe Baylon<sup>1</sup>, Srinivasan Gopal<sup>1</sup>, Luke Renaud<sup>1</sup>, Deukhyoun Heo<sup>1</sup>

<sup>1</sup>Washington State University, Pullman, WA, USA <sup>2</sup>MaxLinear, Carlsbad, CA, USA



Advanced RF and Mixed-signal Application Group

http://armag.eecs.wsu.edu/

# Outline

- Motivation
- Related prior arts
- Linear power amplifier (PA) architecture
- Measurement and simulation results
- Comparison



# Motivation

- PAs for mmW 5G phased arrays expect to support:
  - High-order QAM signals with large channel bandwidth for high data-rate (e.g., 64, 512-QAM)
  - High-efficiency for longer battery life
  - High-linearity for low EVM and ACPR
    - Low AM-PM and AM-AM distortion
  - Use of silicon technology for low-cost
  - Highly robust architecture (e.g., high stability, PVT resilient)

# **Related Prior Arts: AM-PM Cancellation**



- Gain and efficiency reduction in capacitive approaches
- Baseband operation
- Requires control circuitry

# Linear PA Architecture



• AM-PM correction network compensates phase non-linearity over 2-stage

Phase conditions: (i) 
$$|\theta_{C}| > |\theta_{DA}|$$
, (ii)  $\theta_{S1} = \theta_{C} + \theta_{DA}$ , (iii)  $\theta_{PA} = -\theta_{S1}$ 

# PA Architecture: Schematic



# **AM-PM Correction Transformer**



Transformer (T<sub>C</sub>) creates opposite-shaped impedance of Z<sub>Cqs1</sub>

# Die Micrograph



- Technology: 65nm CMOS
- Active area: 0.24 mm<sup>2</sup>

 V<sub>TN1</sub> & V<sub>TN2</sub>: control voltage for tunable transformers

 V<sub>Lint</sub>: control voltage for tunable inter-stage matching



• Measured  $|AM-PM| \approx 0.7^{\circ} @ P_{1dB}$ 

# Measured Results: AM-PM & S-Parameters



Measured |AM-PM| <1° from 27-31GHz @ P<sub>1dB</sub>

## Measured Results: Large-Signal



■ Peak PAE ≈ 41% @ 28GHz
■ Peak P<sub>sat</sub> ≈ 15.7dBm from 29GHz

# Measured Results: EVM and ACPR (1)





13.710

% pk at sym


#### Measured Results: EVM and ACPR (2)



### Comparison

Ref.	This Work	JSSC'16 [6]	ISSCC'17 [7]	TMTT'16 [8]	RFIC'17 [9]
Tech. Freq. (GHz)	65nm CMOS 28	28nm CMOS 30	130nm SiGe 28	28nm CMOS 28	28nm CMOS 34
V <sub>DD</sub> (V)	1.1	1.0	1.5	1.1	0.9
Gain (dB)	15.8	15.7	18.2	10	20.8
P <sub>o,sat</sub> (dBm)	15.6	14	16.8	14.8	16.6
PAE <sub>1dB</sub> (%)	34.7	34.3	19.5	35.2	12.6
PAE <sub>max</sub> (%)	41	35.5	20.3	36.5	24.2
AM-PM (°) @P <sub>1dB</sub>	0.7	NA	NA	NA	1.1
Modulated Signal Measured Results					
Modulated Signal Measured Results In-QAM Data-rate	64, 340Msym/s +9.8dBm, 18.2% -26.4dB, -30dBc	64, 250Msym/s +4.2dBm, 9% -25dB, -26.4dBc	64, 1000Msym/s +7.2dBm, NA -26.6dB, -25.4dBc	64, 80Msym/s +6.8dBm, 16.5% -27.4dB, -34dBc	64, 337Msym/s +10.1dBm, 5.8% -25dB, -32.1dBc
Modulated Signal Measured Results [n-QAM, Data-rate P <sub>o,avg</sub> , PAE EVM, ACPR]	64, 340Msym/s +9.8dBm, 18.2% -26.4dB, -30dBc 256, 50Msym/s +9.4dBm, 16.3% -31.7dB, -28dBc	64, 250Msym/s +4.2dBm, 9% -25dB, -26.4dBc NA	64, 1000Msym/s +7.2dBm, NA -26.6dB, -25.4dBc NA	64, 80Msym/s +6.8dBm, 16.5% -27.4dB, -34dBc NA	64, 337Msym/s +10.1dBm, 5.8% -25dB, -32.1dBc NA

© 2018 IEEE International Solid-State Circuits Conference

26.4: A 28GHz 41%-PAE Linear CMOS Power Amplifier Using a Transformer-Based AM-PM Distortion-Correction Technique for 5G Phased Arrays

### Summary

- Transformer based pre-distortion for low AM-PM
- AM-PM correction in mmW domain
- High linearity results with high efficiency
- Capable to operate with high-order QAM (64/256/512) signals
- No additional control circuitry and extra power consumption
- Attractive linear PA solution for silicon based 28GHz 5G phased arrays

#### **Reference List**

- [1] C. Wang et al., "A Capacitance-Compensation Technique for Improved Linearity in CMOS Class-AB Power Amplifiers," *IEEE JSSC*, vol. 39, no. 11, pp. 1927-1937, Nov. 2004.
- [2] Y. Palaskas et al., "A 5-GHz 20-dBm Power Amplifier with Digitally Assisted AM-PM Correction in a 90-nm CMOS Process," *IEEE JSSC*, vol. 41, no. 8, pp. 1757-1763, Aug. 2006.
- [3] S. N. Ali et al., "A 42–46.4% PAE Continuous Class-F Power Amplifier with C<sub>gd</sub> Neutralization at 26–34 GHz in 65 nm CMOS for 5G Applications," *IEEE RFIC*, pp. 212-215, June 2017.
- [4] S. N. Ali et al., "Reconfigurable High Efficiency Power Amplifier with Tunable Coupling Coefficient Based Transformer for 5G Applications," *IEEE IMS*, pp. 1177-1180, June 2017.
- [5] P. Agarwal et al., "Switched Substrate-Shield-Based Low-Loss CMOS Inductors for Wide Tuning Range VCOs," *IEEE TMTT*, vol. 65, no. 8, pp. 2964-2976, Aug. 2017.
- [6] S. Shakib et al., "A Highly Efficient and Linear Power Amplifier for 28-GHz 5G Phased Array Radios in 28-nm CMOS," *IEEE JSSC*, vol. 51, no. 12, pp. 3020-3036, Dec. 2016.
- [7] S. Hu et al., "A 28GHz/37GHz/39GHz multiband linear Doherty power amplifier for 5G massive MIMO applications," *ISSCC*, pp. 32-33, Feb. 2017.
- [8] B. Park et al., "Highly Linear mm-Wave CMOS Power Amplifier," *IEEE TMTT*, vol. 64, no. 12, pp. 4535-4544, Dec. 2016.
- [9] M. Vigilante and P. Reynaert, "A 29-to-57GHz AM-PM compensated class-AB power amplifier for 5G phased arrays in 0.9V 28nm bulk CMOS," *IEEE RFIC*, pp. 116-119, June 2017.

#### Acknowledgements

- Funding sources:
  - U.S. NSF under Grant CNS-1705026 and CNS-1564014
  - Joint Center for Aerospace Technology Innovation (JCATI)
  - NSF Center for Design of Analog–Digital Integrated Circuits (CDADIC)
- Measurement support:
  - Keysight Technologies





#### A Compact Dual-Band Digital Doherty Power Amplifier Using Parallel-Combining Transformer for Cellular NB-IoT Applications

Yun Yin, Liang Xiong, Yiting Zhu, Bowen Chen, Hao Min, Hongtao Xu Fudan University, Shanghai, China

# Outline

- Background
- Digital Doherty Operation
- Circuit Implementation
- Measurement Results
- Conclusions

#### **NB-loT Capabilities**



#### **NB-IoT for Low-Power Wide-Area Use Cases**



**Smart Home** 



**Smart Industry** 

**In LOGISTIC** 

© 2018 IEEE International Solid-State Circuits Conference 26.5: A Compact Dual-Band Digital Doherty Power Amplifier Using Parallel-Combing Transformer for Cellular NB-IoT Applications

# Challenges

VS

- Low cost
- Low power consumption
- Small form factor
- Fast time to market
- Low voltage operation



- LB/HB dual-band operation (699-915MHz & 1710-1980MHz)
- Max. 23dBm average Pout
- 12-subcarrier with high PAPR
- Low out-of-band emission



#### **Digital Doherty Operation (1)**



\*R<sub>L\_PA</sub>: The single-ended impedance seen by each PA.



Dual-band coverage + backoff η boost + ultra-compact size

(6dB PBO)



- 10-bit resolution: two 9-bit sub-PAs with hybrid unary/binary arrays
  - Sub-PA: 16 PA groups (4 MSBs), each group has 7 thermo + 2-bit binary-code cells
- Cascode inverter Class-D topology to obtain high output power

26.5: A Compact Dual-Band Digital Doherty Power Amplifier Using Parallel-Combing Transformer for Cellular NB-IoT Applications

#### **PA Array Floorplan**



- PA group arrangement with "snake" traverse movement to improve DNL
- Minimize layout mismatch and achieve better resolution



-300

-400

0

500

1000

1500

Frequency (MHz)

2000

2500

340um\*500um, esp. Sub-GHz design

26.5: A Compact Dual-Band Digital Doherty Power Amplifier Using Par

9 of 18

3000

#### **Dual-Band Matching Network (2)**



#### **Simulated PA Pout and Passive Loss**



#### **Chip Photo & Measurement Setup**



- Dual power supplies: 2.4V & 1.2V
- PAE = Pout/Pdc(all blocks)

ullet

Spectrum

Analyzer

Attenuator

20dB

#### **Measured CW Performance**



- LB
  - 28.9dBm peak Pout
  - 36.8% peak PAE
  - 0.3dB power deviation

• HB

- 27.0dBm peak Pout
- 25.4% peak PAE
- 0.2dB power deviation
- Doherty Load

   LB: 29.9% PAE @6dB PBO
   HB: 16.8% PAE @6dB PBO

#### **Measured AM-AM/AM-PM Nonlinearity**



26.5: A Compact Dual-Band Digital Doherty Power Amplifier Using Parallel-Combing Transformer for Cellular NB-IoT Applications

#### **Measured NB-IoT Modulation (1)**

- Memoryless DPD look-up tables for linearization
- 12-subcarrier 180kHz QPSK NB-loT signal:
  - EVM=-21.6dB, PAPR<sub>clipping</sub>=4.5dB
  - LB @850MHz: 24.4dBm average Pout, 29.5% average PAE
  - HB @1.7GHz: 23.0dBm average Pout, 17.9% average PAE



#### **Measured NB-IoT Modulation (2)**

• PA close-in spectrum:



• PA far-out spectrum:



<sup>© 2018</sup> IEEE International Solid-State Circuits Conference

#### **Measured Wideband Modulation**



#### 20MHz 64QAM WLAN:

- Pout=22.9dBm
- PAE=26.1%
- -EVM = -25.3dB

#### 20MHz 256QAM WLAN:

- Pout=20.8dBm

-EVM = -30.5dB

#### **Comparison with Prior Works**

	This work		Z. Song <sup>†</sup>	J. Moreira	J. Park*	S. Hu <sup>*</sup>	V. Vorapipat*
			TCAS-I'17	ISSCC'15	JSSC'16	JSSC'15	ISSCC'17
Freq. (GHz)	0.85/1.7		0.891	0.95/1.95	2.6/4.5	3.82	3.5
On-chip	Yes		No	Yes	Yes	Yes	Yes
Balun	(1 TF)		(Off-chip MN)	(2 TF)	(1 TF)	(2 TF)	(2 TF)
Peak Pout (dBm)	28.9/27.0		23.2	32	28.1/26.0	27.3	25.3
Peak PAE (%)	3	6.8/25.4	44.5	-	35/21.2	32.5 (DE)	30.4
6dB PBO PAE (%)	29.9/16.8		-	-	-	22 (DE)	25.3
Modulation	180kHz	20MHz 64/256	3.75kHz	ЦСДА	8MS/s	500kS/s	10MHz
	NB-loT	QAM WLAN@LB	NB-IoT	ПЭГА	256QAM	16QAM	256QAM
Pavg (dBm)	24.4/23.0	22.9/20.8	18.87	>26/>26	20.37/18.53	21.8	19.0
PAE (%)	29.5/17.9	26.1/22.7	33.4	23.7/23.8	16.26/13.42	22.1 (DE)	24.0
EVM (dB)	-21.6	-25.3/-30.5	-28.2	-26.6/-23.2	-36.3/-34.6	-25.0	-35.0
Area (mm <sup>2</sup> )		1.11	1.75	3	2.25	2.09	1.2
Technology		55nm	180nm	65nm	65nm	65nm	45nm SOI
<sup>†</sup> Results from the second prototype. <sup>*</sup> Results measured with GSG probe.							

\* Results measured with GSG probe.

© 2018 IEEE International Solid-State Circuits Conference 26.5: A Compact Dual-Band Digital Doherty Power Amplifier Using Parallel-Combing Transformer for Cellular NB-IoT Applications

#### Conclusions

- A new digital Doherty PA architecture is presented.
- A PCT power combiner is introduced for dual-band coverage, high output power, back-off efficiency enhancement and ultra-compact implementation.
- The PA achieves:
  - 28.9dBm peak Pout, 36.8% peak PAE, 29.9% PAE @6dB PBO
  - Best average PAE with on-chip matching and smallest footprint at sub-GHz
  - Well-fitting low-cost NB-IoT applications!

### A Continuous-Mode Harmonically Tuned 19-to-29.5GHz Ultra-Linear PA Supporting 18Gb/s at 18.4% Modulation PAE and 43.5% Peak PAE

Tso-Wei Li, Min-Yu Huang, and Hua Wang Georgia Tech Electronics and Micro-System Lab (GEMS) Georgia Institute of Technology, USA



### Outline

- Introduction
- Harmonically tuned continuousmode PA output network
- PA schematic and implementation
- Measurement results
- Conclusion

### Outline

#### Introduction

 Harmonically tuned continuousmode PA output network

- PA schematic and implementation
- Measurement results
- Conclusion

 The 5G mm-Wave systems support wideband spectrumefficient modulations (e.g., 64-QAM or 256-QAM)
 → Achieve Gb/s-link-throughput revolution



- Complex modulation schemes come with high-density constellations
  - $\rightarrow$  Demand stringent linearity, i.e. AM-AM and AM-PM.



 Practical mm-Wave PAs face a steep trade-off between the PA efficiency and linearity



- Simple design
- Good linearity
- The over-simplified output

#### network

 $\rightarrow$  efficiency is limited

 Practical mm-Wave PAs face a steep trade-off between the PA efficiency and linearity



- High efficiency
- Poor linearity
  - → cannot support complex modulations without DPD
  - DPD
    - → substantial power and complexity

- Practical mm-Wave PAs face a steep trade-off between the PA efficiency and linearity
  - Overdriven linear PAs with harmonic terminations
  - Class-J, Class-F-like or Class-F<sup>-1</sup>-like harmonic terminations
    - → Boost efficiency
    - → **Preserve linearity**

#### Motivation

- The conventional overdriven linear PAs with harmonic terminations →good linearity and high efficiency
  - Area-consuming passive networks
  - Narrowband harmonic terminations

#### Motivation

- We propose a continuous-mode harmonically tuned mm-Wave PA
  - High efficiency
  - High linearity
  - Wideband operation
  - Compact size

# Good for broadband 5G massive MIMOs

### Outline

#### Introduction

#### Harmonically tuned continuousmode PA output network

- PA schematic and implementation
- Measurement results

#### Conclusion

### **Continuous-Mode Operation**

Conventional vs. continuous-mode design



 Needs precise load impedance at 2<sup>nd</sup> and 3<sup>rd</sup> harmonics →High efficiency →Narrow-band

Harmonic	ω	2ω <sub>0</sub>	3ω <sub>0</sub>
Impedance	<b>R</b> <sub>opt</sub>	Open	Short

### **Continuous-Mode Operation**

- Conventional vs. continuous-mode design
- Continuous-mode Class-F<sup>-1</sup> [V. Car



Non-overlap V-I  $\rightarrow$  high efficiency



[V. Carrubba et al., EuMC 2011]

- Additional design space for fund. and 2<sup>nd</sup> harmonic load impedance →Wider bandwidth
- Maintain high efficiency
   and output power

© 2018 IEEE International Solid-State Circuits Conference
## **Continuous-Mode Operation**

Continuous-mode Class-F<sup>-1</sup>

 $Y_{F^{-1}} = 0.608G_{opt} + j0.523\zeta G_{opt}$ 



© 2018 IEEE II' \ / International Solid-State Circuits Conference

26.6: A Continuous-Mode Harmonically Tuned 19-to-29.5GHz Ultra-Linear PA Supporting 18Gb/s at 18.4% Modulation PAE and 43.5% Peak PAE



#### 1:1 transformer

3 harmonic tuning capacitors  $(2 \times C_d \& C_c)$ 2 symmetrically branches  $(2 \times L_d)$ 2 extended branches  $(L_{c1} \& L_{c2})$ 

# One transformer footprint $\rightarrow$ Ultra-compact size No need for any additional tunable elements or switches

© 2018 IEEE International Solid-State Circuits Conference



- 1:1 transformer
- 3 harmonic tuning capacitors (2×C<sub>d</sub> & C<sub>c</sub>)

 2 symmetrically branches (2×L<sub>d</sub>)
 2 extended branches (L<sub>c1</sub> & L<sub>c2</sub>)



- 1:1 transformer
- 3 harmonic tuning capacitors (2×C<sub>d</sub> & C<sub>c</sub>)
- 2 symmetrical branches (2×L<sub>d</sub>)
  - 2 extended branches (L<sub>c1</sub> & L<sub>c2</sub>)



- 1:1 transformer
- 3 harmonic tuning capacitors (2×C<sub>d</sub> & C<sub>c</sub>)
- 2 symmetrically branches (2×L<sub>d</sub>)
- 2 extended branches (L<sub>c1</sub> & L<sub>c2</sub>)

## **Simplified Schematic Model**

 The output network can be simplified into differential-/common-mode respectively



#### Output leads are absorbed into transformer secondary coil

# **Simplified Differential-Mode Model**



 L<sub>dm1</sub>/L<sub>dm2</sub>: differential-mode half-circuit inductances of transformer

•  $C_d-L_d-L_{dm2}$  forms a multiresonance tank  $Z_1$ 

Differential-mode operation



- $C_d$ - $L_d$  behaves as a small cap.  $\rightarrow$  a high impedance
- The transformer provides the desired fund. impedance

 Differential-mode operation **Differential-mode Fundamental** j0.2 8≈0 Input '≈ع 0  $R_L$ -j0.2 -j5  $Z_{L,diff}$ Hi  $Z_0=50\Omega$ -j0.5 -j2 impedance

#### Fund. load impedance follows constant conductance circle

i5

 $\infty$ 

Differential-mode operation



- $C_d$ - $L_d$  is slightly below their series resonance  $\rightarrow$  shorts out  $L_{dm2}$
- C<sub>d</sub>-L<sub>d</sub>-L<sub>m1</sub>-L<sub>k1</sub> produces a desired low impedance

L<sub>m1</sub> and L<sub>k1</sub> are magnetizing and leakage inductances of the transformer



# Simplified Common-Mode Model

#### Common-mode Half Circuit



- L<sub>cm1</sub>/L<sub>cm2</sub>: common-mode half-circuit inductances of transformer
- C<sub>c</sub>, L<sub>c1</sub> and L<sub>c2</sub> do not affect differential-mode

C<sub>c</sub>/2-2L<sub>c1</sub>-2L<sub>c2</sub> forms a multiresonance tank Z<sub>2</sub>

Common-mode operation



- Z<sub>2</sub> provides a high impedance
  - C<sub>d</sub>-L<sub>d</sub> still behaves as a capacitor

Common-mode operation



The  $2^{nd}$  harmonic impedance is dominated by  $C_{out}$ ,  $L_{cm1}$  and the effective capacitance of  $C_d$ - $L_d$  $\rightarrow$ desired continuous-mode  $2^{nd}$  harmonic impedance

Common-mode operation





#### 2<sup>nd</sup> harmonic load impedance follows constant conductance circle

# **Simulated Voltage/Current Waveform**



## **Simulated Passive Efficiency**



 Harmonic-tuning branches and cap do not significantly degrade the passive efficiency

# Outline

Introduction

 Harmonically tuned continuousmode PA output network

#### PA schematic and implementation

Measurement results

#### Conclusion

#### **PA Schematic**



Differential 2-stage PA, R<sub>L</sub>=100ohm (Diff.)

 $V_{CC1}$ =0.9V and  $V_{CC2}$ =1.9V

## **PA Schematic**



1:1 transformer and two parallel capacitors for input/interstage matching

## **PA Schematic**



# Neutralization cap. improve power gain, reverse isolation, and stability

# Outline

Introduction

 Harmonically tuned continuousmode PA output network

PA schematic and implementation

#### Measurement results

#### Conclusion

# **PA Die Micrograph**



- 0.13µm SiGe
   BiCMOS
- The core size:
   0.29mm<sup>2</sup>
- Direct probing

# **Small-Signal S-Parameter Measurement**



# Large-Signal CW Measurement



# Large-Signal Peformance vs. Frequency



#### **Carrier frequency=28.5GHz**



#### EVM are below -25dB for measured symbol rates



© 2018 IEEE International Solid-State Circuits Conference

26.6: A Continuous-Mode Harmonically Tuned 19-to-29.5GHz Ultra-Linear PA Supporting 18Gb/s at 18.4% Modulation PAE and 43.5% Peak PAE

#### **Carrier frequency=28.5GHz**

A: Ch1 256QAM Meas Time 👻	A: Ch1 256QAM Meas Time 🔹	A: Ch1 256QAM Meas Time 👻
<ul> <li>EQ</li> <li>Fing 400 mV</li> <li>Fing 400 mV</li></ul>	Ind         Sold between         EQ           1.5         -30.5dB EVM         EQ           300         26.2dB MER         16.7% PAEtotal           300         26.2dB MER         20.4% PAEpA           -1.5         -1.5         -1.5	I.5         EQ           I-0         -30.5dB EVM           26.2dB MER         16.3% PAE <sub>total</sub> 3000         26.7dBm Pavg           -1.5         16.3% PAE <sub>total</sub>
-3.507936508 0.5GSym/s, 4Gb/s 3.5079365079	-3.5079365079 0.8GSym/s, 6.4Gb/s 3.50793650794	-3.5079365079 <b>1GSym/s</b> , 8Gb/s 3.50793650794
EVM         = 2.7221         %mms         8.4487         % pk at syme         833           Mag Enr         = 1.8068         %mms         8.4376         % pk at syme         833           Phase Enr         3.2105         deg         -32.231         deg pk at syme         952           Freq Enr         = 2.6878         MHz          952           NO Oficet         = -53.097         dB         SNIR (MER)         = 27.013         dB           Quad Enr         = -261.45         mdeg         Gein         mb         = -0.018         dB	EVM         = 2.9828         %ense         6.3321         % pit at syme         54           Mag Enr         = 2.1157         %ense         6.2793         % pit at syme         54           Fhase Enr         = 3.0842         dog         -24.278         dog pit at syme         54           Freq Enr         = 2.8394         kHz         8.06164         283         283           Freq Enr         = 2.8394         kHz         8MR (MER)         28.218         48           Quad Enr         = -73.840         moleg         Soin Inth         = 0.007         48	EVM       = 3.0120       %mms       6.4357       % pk at epm       902         Mag Err       = 2.0316       %mms       -5.6138       % pk at epm       48         Phase Err       3.9337       deg       43.787       deg pk at epm       901         Freq Err       = 3.3653       MHz       901       901         IQ Offrest       = 52.26       dB       SNR 04ER0       28.17       48         Qwad Err       = .71.533       mdeg       Gem fmb       = .0016       43

#### EVM are below -30dB for measured symbol rates



© 2018 IEEE Long Conference

26.6: A Continuous-Mode Harmonically Tuned 19-to-29.5GHz Ultra-Linear PA Supporting 18Gb/s at 18.4% Modulation PAE and 43.5% Peak PAE

43 of 48

## **Comparison Table**

	This work	S. Ali RFIC 17	A. Sarkar T-MTT 17	S. Shakib ISSCC 17	S. Hu ISSCC 17	B. Park T-MTT16	P. Indirayanti RFIC 17	M. Vigilante RFIC 17
Technology	130nm SiGe	65nm CMOS	130nm SiGe	40nm CMOS	130nm SiGe	28nm CMOS	28nm CMOS	28nm CMOS
PA supply (V)	1.9	1.1	3.6	1.1	1.5	2.2	1	0.9
P <sub>out</sub> 1dB Frequency (GHz)	19-29.5	26-34	27-29	27-30#	28-42	26.5-29#	28-33#	25-48#
P <sub>out</sub> 1dB Bandwidth	43.3%	26.7%	7.1%	10.5%#	40%	10.7%#	22.2%#	63%#
Gain (dB)	20	10	15.5	22.4	18.2	13.6	22	20.8
P <sub>sat</sub> (dBm)	17	14.8	18.8	15.1	16.8	19.8	19.8	16.6
P <sub>1dB</sub> (dBm)	15.2	13.2	15.9	13.7	15.1	18.6	16	13.4
PAE <sub>total</sub> (%)* (2-stage PA)	43.5	-	-	33.7	22.6	-	21	24.2
PAE <sub>PA</sub> (%)** (1-stage PA)	50	46.4	35.3	-	-	43.3	_	-
PAE <sub>total</sub> @P <sub>1dB</sub> (%)	39.2	-	-	31.1	21.6	-	12.8	12.6
PAE <sub>PA</sub> @P <sub>1dB</sub> (%)	43	39#	31.5	-	-	41.4	-	-

## **Comparison Table**

	This work			S. Ali RFIC 17	A. Sarkar T-MTT 17	S. Shakib ISSCC 17	S. Hu ISSCC 17	B. Park T-MTT16	P. Indirayanti RFIC 17	M. Vigilante RFIC 17
Modulation scheme	64-QAM	256	-QAM	-	16-QAM OFDM	64-QAM OFDM	64-QAM	64-QAM WLAN	64-QAM	64-QAM
Data rate (Gb/s)	6 9 18	4	6.4 8	-	3.2	4.8	6	0.48	15	6
EVM (dB)	-27.6 -26.8 -25	-31.3 -	30.5 -30.5	-	-22	-25	-26.6	-27.5	-25	-25
P <sub>out</sub> @EVM (dBm)	10.7 10.7 9.8	8.8	8.8 8.7	-	-	6.7	7.2	10.97	11.7	5.9
PAE <sub>total</sub> @EVM (%)	21.4 21.5 18.4	16.2 1	6.7 16.3	-	-	11	7.5#	17.3	5.75	2.3
PA core size (mm <sup>2</sup> )	0.	29		0.12	0.27	0.23	1.76	0.28	0.59	0.16
Topology	Differential 2-stage Continuous-mode Harmonically-tuned		Single-ended 1-stage Continuous- mode Class-F	Single- ended 1-stage Cascode Continuous -mode Class-AB	Single-ended 3-stage Class-AB	Single-ended 2-stage Doherty	Single-ended 1-stage 2-stacked Harmonically -tuned Class- AB	Single-ended 2-stage Doherty	Single-ended 2-stage Class-AB with Output Power Combiner	

\*PAE<sub>total</sub> includes the DC power consumption of both driver and PA stage, \*\*PAE<sub>PA</sub> includes the DC power consumption of the output PA stage only, and #Graphically estimated from reported figures

# Outline

Introduction

 Harmonically tuned continuousmode PA output network

PA schematic and implementation

- Measurement results
- Conclusion

# Conclusion

- A Continuous-mode harmonically tuned ultra-linear wideband PA is implemented in 0.13µm SiGe.
- Continuous-mode operation achieves high efficiency and wide bandwidth.
- First demonstration:
  - $P_{average}$ =9.8dBm/PAE<sub>mod</sub>=18.4% at 18Gb/s 64-QAM
  - $P_{average}$ =8.7dBm/PAE<sub>mod</sub>=16.3% at 8Gb/s 256-QAM

### Acknowledgement

- GlobalFoundries for chip fabrication.
- Members at Georgia Tech Electronics and Micro-

System Lab (GEMS) for technical discussion.

# A Coupled Rotary-Traveling-Wave-Oscillator Based Subharmonic Receiver Front-end for 5G E-Band Backhaul Links in 28nm Bulk CMOS

Marco Vigilante<sup>1,2</sup>, Prof. Patrick Reynaert<sup>1</sup>

#### <sup>1</sup>KU Leuven, ESAT-MICAS, Belgium <sup>2</sup>Now with Qualcomm, San Diego, CA


# Challenges @mm-Wave



- Phase noise & tuning range drastically degrade with frequency
- Deep-scaled technologies do not help!

#### Local oscillator requirements



- PN<sub>@10MHz</sub>=-119dBc/Hz degrades SNR <1dB</p>
- In combination with >19% TR & I/Q phases!



Current mode operation for low V<sub>DD</sub>

© 2018 IEEE International Solid-State Circuits Conference

# How far can we push N?



© 2018 IEEE International Solid-State Circuits Conference

#### Proposed coupled-RTWO-based SHMXs



N=8 → f<sub>LO</sub>=f<sub>RF</sub>/4 (≈20GHz)
 ✓ No image problem
 ✓ ↓ LO feedthrough
 ✓ No PA pulling
 ✓ Superior PN, TR & FOM
 ✓ No LO buffers needed!

Coupled RTWOs

- ✓ 3dB lower PN, same FOM
- Pseudo square-wave

✓ ↑CG SHMX, ↓4<sup>th</sup> harmonic (↓LOFT)

- ✓ Simple I/Q correction
- Elegant layout solution

#### More on RTWO design



#### **Broadband LNA design in the E-Band**

80

40

20

<u>a</u> 60

 $\mathbb{R}^{S}$ 



- Fixed bias for maximum  $f_t g_m / I_D$
- $Q_{S,min}$  independent from  $L_S$  and W

# ○ Lower L<sub>S</sub> → higher G<sub>m</sub> ○ Larger W → higher P<sub>DC</sub>



₩=20x1.06µm

W=40x1.06µm

W=80x1.06µm

100

#### **Broadband LNA design in the E-Band**



© 2018 IEEE International Solid-State Circuits Conference

26.7: A Coupled-RTWO-Based Subharmonic Receiver Front-end for 5G E-Band Backhaul Links in 28nm CMOS Bulk CMOS

# **Chip Micrograph**



- TSMC 28nm-bulk-CMOS
- No ultra-thick RF top metal
- Core area 1760µm x 620µm

# **Coupled RTWOs measurements**



- Benefited by the subharmonic architecture f<sub>LO</sub>=f<sub>RF</sub>/4
- 20.5% tuning range (400MHz minimum overlap)
- PN from -131.2 to -132.8dBc/Hz (1.6dB variation)
- FOM from -176.7 to -179.5dBc/Hz

# **SHRX** measurements



for 5G E-Band Backhaul Links in 28nm CMOS Bulk CMOS

# **E-Band Frequency Generation State-of-the-art**

Ref.	Tech.	Topology	Freq. [GHz]	TR [%]	P <sub>DC</sub> [mW]	PN @10MHz [dBc/Hz]	FOM [dBc/Hz]	I/Q?
This work	28nm CMOS	2 Coupled RTWOs (eq. @4f <sub>o</sub> )	16.1-19.8 (64.4-79.2)	20.5	87.6-75	-131.2/-132.8 (-119.1/-120.7)	-176.7/-179.5	YES
Guermandi JSSC17 [2]	28nm CMOS	VCO + SH-QILO5	78-87	11	100	-116	-174.3	YES
Vigilante TMTT16	28nm CMOS	QVCO	71.4-76.1 85.6-90.7	6.4 5.8	35.6*	-114.2/-117.7 -107/-110	-176.3/-179.4* -170.2/-173.4*	YES
Huang ISSCC15	65nm CMOS	I/Q ILFM3	70.5-85.5	19.2	47.3*	-111.7/-115.8#	-173.5/-176.3*	YES
lotti JSSC17 [1]	55nm SiGe	4 Coupled VCOs + Quadrupler	69.6-80.9+	15	50*	-126/-128.2#	-187.2/-188.2*	NO
Fujibayashi JSSC17 [4]	0.13µm SiGe	VCO + Quadrupler + Hibrid Coupler	74-82.4	12	NA	-119/-120#	NA	YES
Levinger TMTT16 [5]	0.13µm SiGe	VCO + Quadrupler + Divide- by-2 (eq. @9/2 f <sub>o</sub> )	15.6-19.3 (70.1-86.7)	21.2	405^	-133 (-120)	-171.5^	YES

# **E-Band RX State-of-the-art comparison**

Deference	This work	Guermandi	Guermandi Fujibayashi		Levinger	
Relefence		JSSC17 [2]	ISSCC15 [3]	JSSC17 [4]	TMTT16 [5]	
Technology	28nm CMOS	28nm CMOS	28nm CMOS	0.13µm SiGe	0.13µm	n SiGe
	Subharmonic	Direct Conversion	Direct Conversion	<b>Direct Conversion</b>	Sliding-IF	
Architecture	<b>Direct Conversion</b>			VCO + Quadrupler +	VCO + Quadrupler +	
	2 Coupled RTWOs	VUU + SH-QILUS	SH-QILUD	Hybrid Coupler	Divide-by-2	
f <sub>c</sub> [GHz]	75.1	82.5	79	78.5 7		83
Gain [dB]	28	31	35	15	70	70
	12.5GHz*	9GHz	8GHz	7GHz	5GHz	5GHz
	(16.7%*)	(10.9%)	(10.1%)	(9%)	(6.9%)	(6%)
NF [dB]	8.3-10	12#	6.2-7	7-8	6-7	6-7
ICP <sub>1dB</sub> [dBm]	-25	-28	-32.5	1	-19.6+	-21.6+
RX P <sub>DC</sub> [mW]	77.3	68	59	197.5	222	222
On-chip LO?	YES	YES	NO	YES	YES	
LO freq. [GHz]	16.1-19.8	78-87	NA	74-82.4	15.6-19.3	
LO TR [%]	20.5	11	NA	12 2		.2
LO P <sub>DC</sub> [mW]	87.6-75	100	NA	NA	405^	
PN @10MHz -131.2/-132.8		116	ΝΙΛ	110/ 100**	-133	
[dBc/Hz]	(-119.1/-120.7) <sup>∨</sup>	-110	INA	-119/-120	(-120) <sup>∨</sup>	
LO FOM [dBc/Hz]	LO FOM [dBc/Hz] -176.7/-179.5		NA	NA	-171.5^	

# Conclusion

#### First Coupled-RTWO-Based Subharmonic Receiver for high-capacity 5G E-Band backhaul links

N=8 differential phases are generated by distributed oscillators
 A simple I/Q correction circuit is proposed
 Current mode design allows low V<sub>DD</sub> operation

# SHRX implemented in 28nm CMOS Record phase noise, tuning range and FOM State-of-the-art RF BW<sub>-3dB</sub> and noise figure Excellent I/Q phase accuracy

#### Acknowledgments

This work was supported by Analog Devices Inc, Limerick, Ireland.

The authors wish to thank Mike Keaveney, Mike O'Shea, Niall McDermott and Andrew Cunnane from ADI for their support with measurements.

# A 12mW 70-to-100GHz Mixer-First Receiver Front-End for mm-Wave Massive-MIMO Arrays in 28nm CMOS

L. lotti, G. LaCaille, A.M. Niknejad University of California, Berkeley



BWRC

# mm-Wave Massive MIMO Base Station



- Why (Multi-User) MIMO?
  - Spectral efficiency enhancement through spatial multiplexing
  - K user data streams extracted from array of M antennas
- Why Massive (M>>K)?
  - Linear beamforming achieves
    nearly-optimal performance
- Why mm-wave?
  - Wide BW and compact array
  - Focus on E-Band: 71-76 GHz, 81-86 GHz, 92-95 GHz

#### **RX** Design for Massive MIMO

- Noise figure can be relaxed
  - $SNR_{OUT} = SNR_{ANTENNA} + [NF_{RX} 10log_{10}(M)]$
- Low power and small footprint are key
- Good linearity is required
  - RF/LO signal combining not practical (MxK mmW phase shifters required)
  - Antenna streams combined at baseband: **spatial filtering after front-end**
  - RX has to cope with in-band interferers

#### **Conventional Mixer-First RX**



- ✓ Minimum # of stages at mmW
- ✓ Compact, low power
- ✓ Good linearity
- ✓ Wideband
- x Ideal-switch operation requires large switches
   x High LO power

# High-Zin Mixer-First RX



- Small switches
- Open loop baseband amp
- XFMR match to antenna
- $\checkmark$  Lower LO power needed
- ✓ XFMR passive voltage gain compensates higher mixer noise
- x High-turn-ratio XFMR not feasible at mmW
  - x Narrowband operation

# Proposed Mixer-First RX



- Small mixer switches
  - |Zmix|=400Ω
- Frequency-translational feedback provides 50% Zin reduction
  - BB amp is part of the loop
  - W\_FBMIX = 0.1 W\_MIX
  - 10% capacitance overhead
  - <1dB NF penalty</li>
- Wideband matching network provides 50Ω input matching

# Wideband Matching Network



- **L-Match** translates impedance to  $50\Omega$  @ fc
- Shunt LC resonator neutralizes pad cap and provides wideband match
  - ESD protection and input bias included

# LO Generation



- Low-power LO buffers:
  - 7dB max gain
  - 300mV,SE,0pk out swing
  - LC series trap for CM rejection
- Differential XFMR-coupled quad hybrid generates I/Q LO
- LO tone generated off-chip

# **Chip Prototype**



- CMOS 28nm tech (no UTM)
- 1V supply
- Core area 320um x 270um
- VGA + Out Buf for measurements
- Power consumption:
  - 2x 2 mW BB amps
  - 2x 2-4 mW LO buffers

#### **Measurement Setup**



#### Input Matching Measurements



S11<-10dB over 70-100GHz 35% fractional BW

#### **Conversion Gain Measurements**



#### Linearity Measurements



#### **Noise Figure Measurements**



# **Performance Summary**

	This		Moroni	Vigilante		Khanpour	Kundu	
	work		RFIC10	JSSC17		JSSC08	JSSC15	
Tech	28nm		65nm	28nm		65nm	45nm	
	CMOS		CMOS	CMOS		CMOS	CMOS SOI	
Architecture	Mixer-first		Mixer-	Sliding IF		Direct conv	Direct	
	direct co	nversion	first	heterodyne		(no IQ)	conversion	
Center freq [GHz]	<b>Iz]</b> 85		58	75		83	55	
Vdd [V]	1		1.2	0.9		1.8	0.6	1.1
Pdc [mW]	8	12	14	57		89	14	30
Frac RF BW	26.5%	35.3%	>31%	36.7%		19%	38%	
BB BW [GHz]	1.8	1.8	0.32	//	//	9	1	.2
Av[dB]	21-26	19.5-25	13	23.6	30.8	13	20.2	26.2
NF,DSB [dB]	8.2-10.8	8-12.7	11-14	7.3-9	9.5-13	5.5-7.5	7.7-12	5.5-10
Max ICP1dB [dBm]	-18	-16.8	-12	-25	-20	-16	-28	-27
Area [mm <sup>2</sup> ]	0.085		0.18	0.675		0.23	0.225	

26.8: A 12mW 70-to-100GHz Mixer-First Receiver Front-End for mm-Wave Massive-MIMO Arrays in 28nm CMOS

#### Conclusions

- A 70-100GHz mixer-first RX is proposed, leveraging frequency-translational feedback and a wideband matching network
- Proposed RX achieves ultra-low power operation, without severe impact on NF and linearity
- Suitable as a front-end for E-Band massive MIMO systems

# Acknowledgements

- Intel Connectivity SRS Program and NSF EARS Program for funding
- TSMC University Shuttle Program for chip fabrication
- Integrand for EMX simulator
- Keysight for measurement assistance
- Dr. C. Hull and Dr. S. Callender (Intel Labs) for helpful discussions
- Prof. F. Svelto (Univ. of Pavia) for supporting the project
- BWRC faculty, students, staff and sponsors

# A 13<sup>th</sup>-Order CMOS Reconfigurable RF BPF with Adjustable Transmission Zeros for SAW-Less SDR Receivers



#### Pingyue Song, Hossein Hashemi

#### University of Southern California

Paper 26.9 : A 13th-Order CMOS Reconfigurable RF BPF with Adjustable Transmission Zeros for SAW-Less SDR Receivers

# Outline

- Radio Frequency Band-Pass Filters
- Switch-Capacitor-Resonator-Based RF BPF Synthesis
- Circuit Implementation and Measurement Results
- Conclusion

#### **Passive Band-Pass Filters**



#### **All-Pole Passive BPF**



Paper 26.9 : A 13<sup>th</sup>-Order CMOS Reconfigurable RF BPF with Adjustable Transmission Zeros for SAW-Less SDR Receivers


© 2018 IEEE International Solid-State Circuits Conference Paper 26.9 : A 13<sup>th-</sup>Order CMOS Reconfigurable RF BPF with Adjustable Transmission Zeros for SAW-Less SDR Receivers

# **RF Acoustic Filters in Multi-Band Receivers**



Paper 26.9 : A 13th-Order CMOS Reconfigurable RF BPF with Adjustable Transmission Zeros for SAW-Less SDR Receivers

# Objective



# Outline

- Radio Frequency Band-Pass Filters
- Switch-Capacitor-Resonator-Based RF BPF Synthesis
- Circuit Implementation and Measurement Results
- Conclusion

# Switch-Capacitor (N-Path) Resonator

**N-Path Resonators** 



## **N-Path-Resonator-Based BPF**



Paper 26.9 : A 13<sup>th</sup>-Order CMOS Reconfigurable RF BPF with Adjustable Transmission Zeros for SAW-Less SDR Receivers

# N-Path BPF Synthesis with TZs



















<sup>© 2018</sup> IEEE International Solid-State Circuits Conference

Paper 26.9 : A 13<sup>th</sup>-Order CMOS Reconfigurable RF BPF with Adjustable Transmission Zeros for SAW-Less SDR Receivers



Paper 26.9 : A 13th-Order CMOS Reconfigurable RF BPF with Adjustable Transmission Zeros for SAW-Less SDR Receivers



© 2018 IEEE International Solid-State Circuits Conference Paper 26.9 : A 13th-Order CMOS Reconfigurable RF BPF with Adjustable Transmission Zeros for SAW-Less SDR Receivers

#### **LC-Resonator-Based BPF with TZs**



# **Replacing LC with N-Path Resonators**



# **Problem: Unwanted Charge Sharing**



## **Solution: Add Buffering Inductors**



# **Modified BPF with Buffering Inductors**



## Effects of Inductor and Resonator Q



#### **N-Path-Based BPF**



# **Problem: Clock Phase Overlaps and C<sub>PAR</sub>**



# Solution: Add Negative Resistance (-R<sub>QB</sub>)



# Outline

- Radio Frequency Band-Pass Filters
- Switch-Capacitor-Resonator-Based RF BPF Synthesis
- Circuit Implementation and Measurement Results
- Conclusion



Paper 26.9 : A 13th-Order CMOS Reconfigurable RF BPF with Adjustable Transmission Zeros for SAW-Less SDR Receivers

## **Clock Generation for N-Path Resonators**



Paper 26.9 : A 13th-Order CMOS Reconfigurable RF BPF with Adjustable Transmission Zeros for SAW-Less SDR Receivers

# 65 nm CMOS Chip



## **Representative Small-Signal Measurement**



# **Corresponding Large-Signal Measurements**



Paper 26.9 : A 13<sup>th-</sup>Order CMOS Reconfigurable RF BPF with Adjustable Transmission Zeros for SAW-Less SDR Receivers

# **Representative BPFs with Different Bandwidths**



# **Representative BPFs with Different Center Freq.**



# **Performance Summary**

	RFIC 2016 R. Chen	JSSC 2016 Y. Xu	ISSCC 2017 Y. Lien	RFIC 2017 G. Qi	ISSCC 2017 S. Hameed		This Work
Technology	65nm CMOS	40nm CMOS	28nm CMOS	180nm CMOS SOI	65nm CMOS		65nm CMOS
Тороlоду	N-Path	Charge-Domain Filtering	N-Path	N-Path+LNA	Filtering by Aliasing		N-Path
Tuning Range (GHz)	0.5 - 1.1	0.1 - 0.7	0.1 - 2.0	0.7 - 1.0	0.1 - 1.0		0.8 - 1.1
Filter Order	4	1 - 4	5	8	NA		13
Transmission Zero	No	No	No	Yes	Yes		Yes
Roll-Off Slope (dB/ 100 MHz)	15 *	98 *	18.3 *	120 *	49 *	800 *	100
BW <sub>3dB</sub> (MHz)	30	3.2 - 4.8	13	8 *	40	2.5	30 - 50
ICP <sub>-1dB</sub> (dBm)	5	-27 *	-6 *	NA	-7 *		7
B <sub>-1dB</sub> (dBm)	11	15 (Δf/BW= 6.2)	13 (Δf/BW= 6.2)	8 (Δf/BW= 5.0)	9.5 (Δf/BW= 2.0) 13 (Δf/BW= 4.0)		9 (∆f/BW=1.0)
IIP3-IB (dBm)	19.2	NA	5	NA	8		25
IIP3-OOB (dBm)	26	24 (Δf/BW= 6.2)	44 (Δf/BW= 6.2)	32.3 (Δf/BW= 5.0)	21 (Δf/BW= 1.2)		24 (Δf/BW=1.0)
NF (dB)	3.8 - 5.8	6.8 - 9.7	4.1 - 10.5	5.5 - 6.4	7		5.0 - 8.6
Power (mW)	15 - 25	59 - 105	38 - 96	42 - 57	64 - 84		80 - 97
Active Area (mm <sup>2</sup> )	0.50 *	2.03	0.49	2.2	2.3		1.9

\* Estimated from figures

# Conclusions

 Reconfigurable RF BPFs with controllable transmission zeros utilizing N-path resonators (high Q), inductors (low Q), and capacitors can be synthesized.

 A 13<sup>th</sup>-order N-path-resonator-based RF BPF is demonstrated in 65 nm CMOS.
# Acknowledgements

This work is partially supported by
 DARPA under the RF FPGA program
 NSF under the EARS program

 The authors would like to thank members of Prof. Hashemi and Prof. Chen's research groups at USC for the discussion and support.

# A Fully Integrated 128-pixel 0.56 THz Sensing Array for Real-Time Near-Field Imaging in 0.13µm SiGe BiCMOS

Philipp Hillger<sup>1</sup>, Ritesh Jain<sup>1</sup>, Janusz Grzyb<sup>1</sup>, Laven Mavarani<sup>1</sup>, Bernd Heinemann<sup>2</sup>, Gaetan Mac Grogan<sup>3</sup>, Patrick Monaix<sup>4</sup>, Thomas Zimmer<sup>5</sup>, Ullrich R. Pfeiffer<sup>1</sup>





<sup>1</sup> IHCT, University of Wuppertal, Germany
 <sup>2</sup> IHP, Frankfurt (Oder), Germany
 <sup>3</sup> Institut Bergonié, Bordeaux, France
 <sup>4</sup> CNRS, Talence, France
 <sup>5</sup> University of Bordeaux, Talence, France





# Outline

- Motivation
- Sensing concept
- THz near-field sensing SoC
  Circuit design and simulations
  Measurement results
  - Imaging results
- Conclusions

# **Motivation**

# µm-scale resolution permittivity imaging







Art





# low-cost + ease of use + high sensitivity many untapped applications

26.10 : A fully integrated 128-pixel 0.56THz Sensing Array for Real-Time Near-Field Imaging in 0.13µm SiGe BiCMOS

# Motivation



Super-resolution (<< wavelength) No external optics



THz

Cell-scale resolution (µm-range) with high sensitivity Silicon

Low-cost High integration Scalability Low-power Mixed-signal

System-on-a-Chip

#### **Sensing Mechanism**

Split-ring resonator (SRR)



#### **Resonator Design**

**3D view** 

equivalent circuit



J. Grzyb et al., JSSC 2017

15.3µm thick

#### **Sensing Concept**



resonance frequency shift



3-D SRR inserted between source and detector

 Stop-band characteristics as an object-tunable transmission

Difference in transmitted power between two sensor states: with and w/o object present

# Free-running oscillator and power detector

© 2018 IEEE International Solid-State Circuits Conference 26.10 : A fully integrated 128-pixel 0.56THz Sensing Array for Real-Time Near-Field Imaging in 0.13µm SiGe BiCMOS

# **Challenges for Multi-Pixel Integration**

#### 1. Maximize filling-factor

Oscillator footprint >> resonator

#### 2. Response integrity

- Pixel-to-pixel coupling
- Field shielding

#### 3. Large-scale read-out scheme

- Real-time
- High-sensitivity
- Low power consumption



# **Challenges for Multi-Pixel Integration**

#### 1. Maximize filling-factor

• Oscillator footprint >> resonator

#### 2. Response integrity

- Pixel-to-pixel coupling
- Field shielding

#### 3. Large-scale read-out scheme

- Real-time
- High-sensitivity
- Low power consumption



High-density 1-D strip, power divider network, vertically mirrored





## **Sub-array Signal Processing**



## SoC Block Diagram



- IHP 0.13µm SiGe-BiCMOS
  - $(f_T/f_{max}=300/450GHz)$
- Two vertically mirrored 64 pixel long rows of SRRs/ power detectors
- Each row divided into 16 subarrays of 4 pixels
  - Driven from single triple-push oscillator
  - Connected by 4-way power splitter

## **Illumination Source**



- Single-ended 3-push Colpitts oscillator in CC configuration
  - Common virtual AC-ground prevents potential frequency pulling
- Current-mirror biasing scheme with base pull-down logic for chopping (chop) and oscillator selection (row)
- Simulations: 530 GHz, 50 µW Measurement (break-out with antenna\*): 534-562 GHz, 28 µW



#### **Simulated Sensor Operation**



#### **Pixel-to-pixel Coupling**



Resonator impedance is strongly object dependent



Reflections and impedance imbalance in the splitter network



#### **Pixel-to-pixel Coupling**



# Desensitization caused by network coupling $\rightarrow$ worst case: $\varepsilon_r$ uncertainty 0.1

#### **Power Detector Design**



- THz-to-DC rectification with BE-junction nonlinearity of SiGe-HBT (R<sub>I</sub>≈ 0.48 <sup>A</sup>/<sub>W</sub>)
- DAC controlled, selectable current mirror biasing scheme (3.3V logic)
- Globally shared active load for detector current to voltage conversion

#### **Sub-array Schematic**



# **Chip Micrograph**



#### Total power consumption 78 mW

#### **Characterization Setup**



2) Completely covered (metal)  $\rightarrow$  V<sub>metal</sub>

#### **Read-Out Characterization**

#### Analog:



#### **Digital:**



DR = 37 dB, frame rate = 28fps

## **Imaging Results**



#### 1-D scan:

X-step - 1 µm

Size - 1.5 x 3.2 mm<sup>2</sup> Time - 6min 45 sec

- Small distance to sensor surface (< 10µm)</li>
- Bar edges resolved with
  **15µm resolution** (10-12µm with single resonator / needle \*)

max. speed: 312.5 µs/pixel

SoA NSOM ≈ 10 ms/pixel \*J. Grzyb et al., JSSC 2017

#### **State-of-the-art Comparison**

Technology	Resolution	Frequency	Dynamic Range	Integration Level	No. of Pixels	Ref.
NSOM	typ.: 3.3-40µm	0.2-2.5THz	low (typ.<20dB)	ext. decetctor/source	1	[1]
0.13µm SiGe	est. 10-12µm	0.534- 0.562THz	42dB	detector/source	1	[2]
0.13µm SiGe	est. 8-10µm	0.533- 0.555THz	20dB	detector/source	1	[3]
0.13µm SiGe	est. 10-12µm	0.534- 0.562THz	93dB / 37dB@28fps	fully integrated	128	This work

[1] A. Adam, J. Infrared, Millimeter and Terahertz Waves, 2011[2] J. Grzyb, IEEE Trans. on Microwave Theory and Techniques, 2017

[3] J. Grzyb, ISSCC Dig. Tech. Papers, 2016

© 2018 IEEE International Solid-State Circuits Conference

26.10 : A fully integrated 128-pixel 0.56THz Sensing Array for Real-Time Near-Field Imaging in 0.13µm SiGe BiCMOS

## **Summary and Outlook**

#### World's first super-resolution THz near-field imaging SoC

#### Key features:

- 128 pixels, filling factor  $\approx 0.5$
- 10-12 um resolution @ 550 GHz (λ/55)
- Fully integrated mixed-signal design
  - Video-rate read-out (up to 35 fps)
  - DR = 57 dB (analog),
    37 dB (digital) @ video-rate
- Scanning speed up to 312.5µs/pixel
- $P_{DC} = 78 \text{mW} \rightarrow 610 \text{ uW/pixel}$
- Stand-alone, USB, battery operated

#### Portable prototype (demo session DS2)



# Thank you

- Thanks go to Wolfgang Förster, Thomas Bücher and Hans Keller, University of Wuppertal, for their contributions to the measurements
- This work was partially funded by the DFG priority program SPP 1857 ESSENCE and a Reinhart Koselleck project